Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

VHDL code to interface FPGA & MAX3223

Status
Not open for further replies.
D

diganth

Newbie level 1
Joined
May 21, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
i m using MAX3223 to interface FPGA & DB9 connector. Now i need to write the VHDL code for MAX3223 & FPGA interface. I dont know which pin in MAX3223 tells when to transmit & receive?... So plz help me in this regard so that it will be easy for me to write the code..
 

I just pulled up the data sheet from Texas instrument [https://www.ti.com/lit/ds/slls409k/slls409k.pdf]
It appears that there are seperate lines for transmit/recieve. Meaning your fpga device should have seperate pins for pin on the MAX3223 device.
In other words you could do both tx & Rx at the same time.
You can control the autopower feature to awaken on a valid recieve, you can control the enable pin.
Regards,
Wes
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top