+ Post New Thread
Results 1 to 7 of 7
  1. #1
    Advanced Member level 1
    Points: 5,152, Level: 17

    Join Date
    Jul 2004
    Location
    India
    Posts
    418
    Helped
    28 / 28
    Points
    5,152
    Level
    17

    fir filter verilog

    Well guys can anyone gimme an example verilog code for FIR filter.. ive done n VHDL.. am not any good n verilog.. some one who can help me..
    with regards,

    •   Alt7th March 2005, 09:40

      advertising

        
       

  2. #2
    Member level 5
    Points: 2,224, Level: 10

    Join Date
    Feb 2005
    Posts
    93
    Helped
    12 / 12
    Points
    2,224
    Level
    10

    verilog code for fir filter

    My opinion is that if you have a ready working code in VHDL then the best is to translate it in Verilog using a tool but better doing it by hand.
    It's time consuming yes but if you take it line by line and using a Verilog book then you will have the benefit of learning Verilog too.
    And from my experience you need to be familiar with both languages.
    If you need any help with the translation we are here !!


    1 members found this post helpful.

  3. #3
    Advanced Member level 1
    Points: 5,696, Level: 17

    Join Date
    Jun 2004
    Location
    india
    Posts
    492
    Helped
    47 / 47
    Points
    5,696
    Level
    17

    fir filter vhdl code

    it is not different to convert vhdl to verilog by using tools
    better do it ur self then only u can understand both.
    it is not difficult to do for HDL desigers.
    try by urself
    bye


    1 members found this post helpful.

    •   Alt7th March 2005, 11:38

      advertising

        
       

  4. #4
    Junior Member level 3
    Points: 1,852, Level: 10

    Join Date
    Aug 2003
    Posts
    25
    Helped
    5 / 5
    Points
    1,852
    Level
    10

    fir verilog

    Go to Xilinx appnotes web-page. There are huge of various examples. Several examples - are FIR filters for one- and two-dimentional signals.



  5. #5
    Advanced Member level 2
    Points: 8,327, Level: 21

    Join Date
    Nov 2001
    Posts
    656
    Helped
    54 / 54
    Points
    8,327
    Level
    21

    vhdl code for fir filter




  6. #6
    Member level 5
    Points: 2,843, Level: 12

    Join Date
    Mar 2004
    Posts
    89
    Helped
    1 / 1
    Points
    2,843
    Level
    12

    verilog coding examples

    in
    h**p://www.@ltera.com/support/examples/verilog/ver_base_fir.html

    the example use 3 altera IP(LPM)
    is there any example only use RTL (no IP) to implement a simplest FIR?



  7. #7
    Full Member level 1
    Points: 2,341, Level: 11

    Join Date
    Mar 2005
    Location
    Taiwan
    Posts
    96
    Helped
    16 / 16
    Points
    2,341
    Level
    11

    verilog fir

    You can think the FIR is consisted of shift registers and multiplier-adders just as figured in the link.

    For me, I will coding the all shift-registers in one always block and the remainder combination(*, +) in another always block(Today, the synthesis tool is very powerful, you can leave the effort of combination optimization, especailly mac to tool).

    Regards,
    Jarod



+ Post New Thread
Please login