Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question on IC Compiler read_def

Status
Not open for further replies.

victorchin

Newbie level 3
Joined
Jun 18, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,311
Hello everyone,

I am new to IC Compiler. I am seeking some help from all the experts over here :)
I have a question on reading DEF file generated after floorplanning with pads, unplaced cells.

Example DEF COMPONENT section:

- BLOCKA/AND_INST1 AND_SVT + UNPLACED;

When I execute read_def, I am getting the error:

Error: Cannot find hierarchical cell 'BLOCKA' in DEF component ''BLOCKA/AND_INST1' in current design.

I think the tool is trying to find BLOCKA data such as CEL and FRAM,
but is there a way to read the DEF as flat, instead of letting the tool think it needs that hierarchical data?

FYI, prior to read_def, I performed basic command such as setting search_path, link lib, target lib, create_mw_lib etc.
I did not set any specific command related to floorplanning.

Am I missing some commands that will help treat read_def as flat? Thank you.

Regards,
Victor

- - - Updated - - -

Hi,

FYI, in my flow, prior to read_def, I did not read in Verilog netlist. Is this needed?
I assume I don't need this because the DEF already has the cells. But I could be wrong.

Thank you,
Victor
 

I think you needs to read netlist first, I tried once a time, firstly read_verilog, then read_def, it work well.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top