Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

minimum supply voltage allowedd for a technology

Status
Not open for further replies.
F

farzaneh_2561

Member level 1
Joined
Jul 8, 2013
Messages
34
Helped
1
Reputation
2
Reaction score
0
Trophy points
6
Activity points
248
minimum supply voltage allowed for a technology

Hi every body,
I have a question. What is the minimum supply voltage allowed for a specefic technology, for example 45nm technology.
when using dynamic voltage scaling, to what extent am I allowed to lower voltage for a region that is not timing critical?
I really appreciate your help.
 

Well simply put for an inverter to work properly VDD> |VTP|+VTN. The supply voltage should be more than sum of the threshold voltages of nmos and pmos devices. if this is not the case the transistors will not fully turn on or off when the inputs are static.
There are other considerations the performance degrades very quickly when you lower voltage. Every library vendor will provide you with libraries with voltages for which the design can work.

Also the minimum voltages depends whether you want to operate the design or just keep it active(no clocking). So when you want to perform functions, you just increase the voltage...this is done to save leakage power.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top