Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

All Digital Phase Locked Loop

Thread starter tv123
Start date Apr 6, 2015

Status: Not open for further replies.

Apr 6, 2015

#1

T

tv123

Junior Member level 3

How is the input frq,lock range, capture rangee etc decided in an ADPLL?
Pls explain, I am new to this topic

Status: Not open for further replies.

Similar threads

L
Delay Line Time To digital Converter
- Started by Lizwi
- Mar 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
VHDL. rewrite FOR LOOP using FOR GENERATE
- Started by 4pi
- Oct 26, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
Error when trying to refer to components generated by "for .. generate" loop VHDL
- Started by FlyingDutch
- Jul 16, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
M
Why do digital designs often need multiple clock domains?
- Started by matrixofdynamism
- Aug 3, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
K
Spartan 6 generate out of phase clocks
- Started by knicklicht
- Dec 20, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top