Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CST Background and Boundary Conditions for IC Chip Radiation Sims

Status
Not open for further replies.

mahdiIC

Newbie level 2
Joined
Apr 3, 2015
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
15
Hi everyone, my first post at Edaboard but have received helps since 5 years ago! I have a serious problem understanding background and boundary conditions in CST Microwave Studio.

I do EM sims for radiating ICs (chips) and sometimes I have semi-infinite Silicon on the back of the chip and I pick up the E-farfield from the semi-infinite Silicon space for avoiding long simulation times when using lens.

For example, in mentor graphics IE3D, you can define you substrate materials layer by layer. Here, I am confused about the background and boundary definition. Can you please explain these to me? In particular, how can I define this world: half-space air, a 250um thin layer of lossy Silicon substrate, and on the back a half-space of loss-free Silicon. I have attached a figure showing what I have created for now.

Do you have any documents explaining these? I did not find anything having thorough explanation on these two. :bang:

CSTforum.png
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top