Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I presume you are talking about "active clamping", e.g. made with a high voltage z-diode feed back to an internal gate driver node before the output buffer.
It's purpose is clamping of Vce overvoltage and avoid IGBT damage, e.g. when switching off an inductive load. It should be never required in a correctly layouted half bridge where overvoltages are clamped to Vbus by design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
