Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to use Veriloga current-controlled current source?

Status
Not open for further replies.
Z

zongya

Newbie level 5
Joined
Mar 5, 2015
Messages
10
Helped
2
Reputation
4
Reaction score
2
Trophy points
3
Activity points
70
Hi all,

I'm trying to simulate a current-controlled current source written in veriloga. Here is the code:

Code: 
// current-controlled current source

// current-controlled current source

module cccs(p,n,pc,nc);
 inout p,n;
 input pc,nc;
 electrical p,n,pc,nc;
 parameter real gain=0;

 analog
    I(p,n) <+ gain*I(pc,nc);

endmodule;

However, for the control current pc and nc, how could I properly connect them to the cccs verilog symbol? I know for normal Cadence cccs we have a "vref" for the control current. But I tried to create the same vref and connect the two "+ -" wires of vref to pc and nc and it shows me error.

Could anyone help me with it? Thanks in advance!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top