Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i am using clocked comparaters and i want that the comparator should be operate in subthreshold i.e my supply vtg is 0.35v and while simulating i am not getting good freq i.e i am getting only in mega but i want that one should operate for high freq(ghz) so what are the options to increase freq for subthresold operation for better delay.
I think to achieve GHz frequency you will have to reduce the gm/Id value (i.e. --> moderate inversion mode), which means reducing the transistor W/L ratio or increasing the drain current. S. the following (general) GBW (fT) vs. gm/Id plot:
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
