Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

RTL compiler Synthesis options to optimize timing

Status
Not open for further replies.
M

makanaky

Advanced Member level 4
Joined
Feb 1, 2007
Messages
104
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,944
Hi,

Are there any techniques that I can use to make RTL compiler achieve better slack for critical path in my design ? I mean synthesis techniques not front end (pipelining and so )

Thanks
 

1. Use LVT cells for optimization.
2. Use a higher effort during optimization
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top