Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

i2c Master verilog design

Status
Not open for further replies.
S

sunidrak

Full Member level 1
Joined
Apr 12, 2012
Messages
97
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
Bengaluru, India
Activity points
1,738
I am stuck in designing I2C master using verilog . Can anybody plz guide me how to implement START and STOP condition in I2C master using verilog . How to create that start and stop condition using verilog I am not getting plz its very much urgent
 

You should be more detailed in your question/s. Something like what you have already implemented and what is your 'bone of contention' right now. Perhaps some code snippets and then pin pointing out the problem, etc... or questions about parts of the protocol which you fail to understand would be good!
 

Thank your reply.

I am designing I2c master for my design like this . I did most of the coding but I am not getting how to define the START and STOP condition :-(

SCL =high
SDA=High---to--Low

SCL=High
SDA=Low--to--High

how to code this in verilog ??

If you have refernce design plz send It will be helpful
i2c_master_block_diagram.JPG
 

It's really not a big thing to design an I2C master from the scratch, just based on the Philips/NXP specification.

Besides using this straightforward approach, there are many I2C Verilog designs available from the internet.

- - - Updated - - -

how to code this in verilog ??
Click to expand...
Possible first steps
- design a clock enable signal with suitable rate, e.g. 4x I2C speed
- design a finite state machine that controls the bus states. You can either handle everything in a single FSM or make a hierarchical FSM topology
- design a shift register and bit counter for the data frame
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top