Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Static Timing Analysis

Status
Not open for further replies.
S

srrameshonline

Newbie level 3
Joined
Mar 6, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Coimbatore
Activity points
1,302
How to perform Static Timing Analysis using Synopsys Prime Time?
when i try to find STA i am getting the following error message
"No constrained paths"
I need to find the worst case delay in a circuit sat alu4 or c7552,c3540 etc.
Can anybody please help me??
 

You don't seem to have provided any constraints for your design. That is the reason the tool throws this message.
If you don't provide any constraints, how will a timing tool know what is expected of it?
 

thanks for your reply sharath.but where exactly in the prime time tool to provide this constraint .
If you have any video lecture links or pdf kindly send me the link
 

U can use the synthesis constraints itself as the base. Just source this constraints file during the primetime run...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top