Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In telecopic cascode the same bias current flows through your current mirror loads as through your tail current source/sink. The bias current for common source and common gate stage is same. You need to bias the common gate transistors in folded cascode from different current source. Thus you find increse in current consumption.
Please read Allen Holberg he gives good explanation on how much current to bisa what and reasons also
It's simple. Think of it in this way. Say you have a folded cascode with PMOS input pair. Let the bias current for the input pair be Ibias. Then the current from input pair has to be sinked by NMOS current source at the folding node. Hence the NMOS tail current source has to be atleast equal to the current flowing through the input pair.
Now the maximum current that can flow through the input pair is the full Ibias under full input swing.
This means that the tail NMOS current source has to be atleast equal to Ibias. Now to satisfy KCL at folding node, the current through the active load has to be Ibias/2. Because another Ibias/2 will flow from the input pair.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
