Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Partial Reconfiguration via ICAP

Status
Not open for further replies.

msdarvishi

Full Member level 4
Joined
Jul 30, 2013
Messages
230
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Activity points
2,349
Hello everybody,

I would like to perform Partial Reconfiguration via ICAP in Virtex-5 (XC5VLX50T) on Xilinx Gensys board. I see it is necessary to have an internal processor and as I guess it should be a microblaze. I have some questions...

1. Is it true tht I have to enable the microblaze for interfacing with ICAP?

2. How can I enable microprocessor inside FPGA and interface it with ICAP? can anyone has a vhdl code to sugest me?

3. What is HWICAP and its relevance to internal partial reconfiguration?

4. Can you give me an outline how to go for this design??

Thanks to all,
 

I would like to perform Partial Reconfiguration via ICAP in Virtex-5 (XC5VLX50T) on Xilinx Gensys board. I see it is necessary to have an internal processor and as I guess it should be a microblaze. I have some questions...
1. Is it true tht I have to enable the microblaze for interfacing with ICAP?
If you know the frame locations to load the partial reconfiguration image you could easily make a hardware reconfiguration scheme with no microblaze. Of course this mean reverse engineering the control of how they disable the interface between the reconfiguration area and the reset of the design, which is what I recall happens prior to writing the new partial image.

2. How can I enable microprocessor inside FPGA and interface it with ICAP? can anyone has a vhdl code to sugest me?
There are User guides on Xilinx's web site that describe how to implement partial reconfiguration. You should read them.

3. What is HWICAP and its relevance to internal partial reconfiguration?
Quick google, shows that it's the XPS interface to the ICAP primitive.
 

There are User guides on Xilinx's web site that describe how to implement partial reconfiguration. You should read them.

In one or two previous posts from this poster on the subject of partial reconfig I already posted some links to the relevant Xilinx docs. I guess actually reading them happens to other people. Guess it's easier to make 5 or 6 posts on essentially the same subject and hope someone will do the work. Or something...

Case in point: https://www.edaboard.com/threads/330362/#post1410704

I suspect he didn't make it to item number two on the list, or he wouldn't be asking these questions...

@msdarvishi:
Read this: https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/ug702.pdf
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top