Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Adding buffer for fixing timing violations

Status
Not open for further replies.
V

varundevraj

Newbie level 1
Joined
Jan 1, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
I am trying to fix negative slack in the time violated paths and tried using interactive Eco option in the encounter to add Buffer. However its not adding any buffers. Can some one help me on how to solve negative slacks in the design and how can I add buffers in the design.

thanks
Varun
 

Adding Buffer in aTiming violated path will further add propogation delay.You can look at Timing Report of the violated path to identify most contributing delays of gates/ nets.Optimize by up/down sizing the gates and also try rerouting nets.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top