Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

confuse about yield in PD point of view

Status
Not open for further replies.
R

ruanwang

Junior Member level 1
Joined
Dec 21, 2014
Messages
18
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
108
hi all,

I have a question about yield. what does it mean if someone say that"the yeild is poor"?
 

It means the foundry has not been able to come up with the number of chips it had promised.
There may be several reasons for the same.
 

Everybody has an expectation. Theirs is not met. But
whether this is a problem or simply idealism unfulfilled,
I couldn't say.

I've been in a business where 25% yield still makes
mucho dinero and I've been in one where 90% still loses
money.
 

ASIC designed in the virtual environment are physically procesed and fabricated in the Foundry.To make them cost effective they are manufactured as batch .A batch of wafers(say twenty of 10"Dia) are processed simltaneously.Each wafer consists of several dies(chip) which are subsiquently cut and seperated.

The number of good(meeting the specs.) dies produced per wafer/batch is called Yield
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top