Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Concept of Negative setup time

Status
Not open for further replies.
V

VirtuosoDracula

Junior Member level 1
Joined
Oct 2, 2011
Messages
17
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,388
Hi,

Can anybody please explain if the setup time could be negative.
If yes, under what conditions?

As per my understanding if setup time is negative, then the data is coming after the active clock edge, thus leading to capture of old data.

Please help to explain this concept.

Thanks in advance
VD!
 

hi,

The set up time equation is -
Tc2q + Tcomb + Tsetup ≤ Tclk + Tskew

Tsetup ≤ (Tclk + Tskew) - ( Tc2q + Tcomb )

Under the condition when Tc2q + Tcomb > than Tclk + Tskew then Tsetup will be negative.

So mainly your aim is to design such that that the combination logic is minimal, specially when you are using a high frequency clock.

HTML: 
http://www.edn.com/design/analog/4371393/Understanding-the-basics-of-setup-and-hold-time
This link covers in depth analysis of set up and hold time
 
Last edited:

There is nothing strange with a negative setup time. Imagine a delay in the clock line.
If the data and clock switches at the same time. the data will arrive first to the register.
If you delay the clock enough, the setup time will be negative.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top