Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Leakage between N-Well and substrate

Status
Not open for further replies.
R

ripoo82

Junior Member level 2
Joined
Sep 18, 2012
Messages
22
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,425
Imagine I have a Pmos, witch runs a high current. I want to know if there is any leakage between the bulk of my Pmos (the Nwell) and the p-subsrate?

All I know now is that a high energy holes in the channel can break a bond in the N-well, and the resulting pair is evacuated by the bulk contact and the channel. But is there also any injection from the Nwell into the substrate??
 

The NWell should be reverse biased and the normal junction
leakage will always be present. However if you manage to
take the PMOS source above the well potential the vertical
PNP may turn on and multiply the S-B injected current with
some S-sub current @ gain (probably not much gain, but still).
Drain hot carrier / impact ionization might also increase the
well-sub current although these are usually pretty small
currents. You want to do a good job with body ties to
make these mechanisms stay quiet. Refer to latchup rules.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Thank you, that solved my problem.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top