Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

compressors 4:2, 7:2 gate count ?

Status
Not open for further replies.
G

gstekboy

Member level 5
Joined
Oct 18, 2013
Messages
87
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Activity points
512
From literature's I got below definition,

Compressors, in its several variants, are logic circuits which are capable of adding more than 3 bits at a time as opposed to a full adder and capable of performing this with a lesser gate count and higher speed in comparison with an equivalent full adder circuit.

But I know that it will reduce delay and increase speed.

what about gate count? From my manual calculation I found that gate count is increasing in compressors.
Can anyone share your views.
 

Compressors are synthesizable cells which are used to implement multiplier circuits in RTL. The idea is to implement a custom cell which will be better in area/performance. Any multiplier implemented with full adders will perform worse than one which is done using compressor. This should be taken with a pinch of salt because the compressor has to be designed well and also the RTL code which synthesizes to compressor implementation.
There are rules in the design compiler for writing RTL in such a way that it uses the compressor cells. There are a couple of other cells needed along with compressor to implement a multiplier, they have to be in the library. But usage of compressor highly depends on the way the RTL is written.
Thanks
Art Malik
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top