Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Decimation filter and delta sigma

Status
Not open for further replies.

mordak

Member level 5
Joined
Mar 8, 2013
Messages
82
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Neverland
Activity points
2,134
Hi,

I'm a bit unclear about a decimation filter used in oversampling data converters. Say in a delta sigma ADC that has a sampling frequency of 64 MHz, input frequency of 1 MHZ, oversampling equal to (64MHz/(2*1) = 32), and a 1-bit internal ADC, the resolution is supposed to be 20 bits. So there would be 64 samples at the output of the converter before decimation filter, but still resolution is too less. If decimation filter is employed, will we have only two 20-bit samples at the output of the decimation filter (considering only 64 samples at the input)?

Thanks!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top