Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

clock frequency after floor planning and placement

Status
Not open for further replies.
F

farzian

Newbie level 3
Joined
Jun 25, 2012
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,299
Hi
I synthesize a HDL code and have a clock frequency after synthesis. my question is: Does clock frequency changes after placement and floor planning? in other word, does placement and floor planning affect clock frequency?
thanks
farzian
 

Your clock frequency is something that has to be decided at the beginning of the design stage based on your system/IP/throughput requirements. Once your HDL code is written, all the steps you undertake till you get a GDSII/Bitfile is oriented towards meeting this frequency.
But there may be case where the design team will be sure that they will not be able to satisfy the required clock frequency. In that case, they will have to settle for a lower frequency.
I think the question you wanted to ask is about "timing margins" and not about "clock frequency". The answer is that timing margins are affected by placement and floorplanning and they do get poorer as you proceed in the design phase.
 

to complete the sharath666 response.
to force the synthesis to select the best structure for a certain speed (timing), you could increased the clock frequency target during the synthesis and reduce it during the PnR phases (placement, cts-....)
 

No, but change in your clock frequency affects placement and routing.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top