Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Fault Analysis methods for flash ADCs

Status
Not open for further replies.

rafgamo

Member level 1
Joined
Sep 26, 2014
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Location
Philippines
Activity points
234
Can someone tell me some of the best methods for linearity testing of Flash ADCs?
 

Re: Linearity Analysis methods for flash ADCs

What you want is not a fault analysis (a term often used in digital circuit analyses with quite different purpose), but a linearity analysis method.

I think the simplest method is to use an ideal (linear) saw tooth input (or a stair case input with 1 LSB step distances) and check the output against the input - either manually, or via a wave plot comparison between your input waveform with the back-converted analog waveform of your ADC's output by an ideal DAC (plotting the difference), or a (more or less automatic) text comparison of your digital output with the digital output of an ideal ADC running in parallel to your ADC.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top