Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For the calculation of W/L of PUN or PDN , first of all you have to take a worst case path (say in PDN ) , then the equivalent W/L of this path has to be equal to that of NMOS in an inverter.
If you find difficulty in finding the worst case path , post the schematic of your PUN or PDN , then only actual calculation of W/L can be done.
If we take PDN then Q2 and Q3 will be in worst case path , their W/L should be 2n where n=(W/L) of nmos in inverter .And W/L of Q4 should be equal to n .Depending upon your L you can find W . Similarly you can find aspect ratio of PUN txors .
The attached file will be helpful to you .
What do you want from these "networks"? That's where to start.
A digital guy may just want a roughly right answer, corner to
corner. An analog guy might be on the hook for PSRR and
then L gives you the deflection per supply movement, and W
is what it has to be to get the number.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
