Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

simple noise simulation

Status
Not open for further replies.

je01911

Junior Member level 1
Joined
Jun 16, 2009
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,390
Hi all,

I am conducting simple noise simulation like

RC.png

using parametric simulation I sweeps the gate (VG) and input (VS) voltage and load capacitance(C).

According to theory, the thermal noise depends on load capacitance.

Therefore, the noise power is not related with gate and input voltages.

Because load capacitance is multiplier of 10 (100f, 1p, 10p, 100p, 1nF), the thermal noise should be (4.14*10^x V²/Hz) (x is ..., -9, -10, -11 ... ) in all case.

And I expect of

41.4nV²/Hz at 100fF
4.14nV²/Hz at 1pF
0.414nV²/Hz at 10pF
41.4pV²/Hz at 100pF
4.14pV²/Hz at 1nF

However, the simulation results show like

results.png

the unit of noise is V²/Hz

In many cases, the simulated results depart from theory result.

Do you know the reason ? and is It reliable results?
 

Attachments

  • RC.png
    RC.png
    3.2 KB · Views: 48

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top