Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is this having a meaning?

Status
Not open for further replies.
U

u24c02

Advanced Member level 1
Joined
May 8, 2012
Messages
404
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,101
Ifneq ($(strip$(wildcard$(makefile_define))),)
Include $(makefile_define)
Endif

What is this having a meaning?
 

why is this not working in makefile?

Hi.

I just trying to like this in Makefile.

Ifneq (xxxx,)
Include blar~ blar~
SET =1
else
SET =0
endif

Blar blar~

ifeq ($(SET1),1)
@echo $(SET1) <<<< Here's
endif

Why is it not working at "Here's"?
 

when do you use := in makefile?

when do you use := in makefile?
Hi.
As I know, := is just one having extension.
But actually I'm not sure about speciality of := in your field instead =. .

So does anyone know about this?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top