Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can anyone help me to solve this FSM design

Status
Not open for further replies.

santhuz

Newbie level 2
Joined
Jul 13, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
13
Construct a FSM based circuit
for the following specifications:
a.Two 1 bit Inputs: x, y
b. Output: F
c. F is: i:'1' when x and y are unequal for three consecutive clock cycles
ii: else 0

answer must include:a.The state diagram
b.T he associated truth table
c. The simplified boolean expression using Karnaugh maps
 

This looks like homework, so I won't give you an answer.

You should start by coming up with a state diagram. Which should look for the 3 or (more?) x != y comparisons. Start with that and post your state diagram when you've come up with up something.

Regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top