Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CMFB and Biasing Issues

Status
Not open for further replies.
A

ahmed_hussein5

Newbie level 4
Joined
Mar 29, 2013
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Cairo, Egypt, Egypt
Activity points
1,323
Greetings,

I have built a Folded Cascode OTA with NMOS diff pair and made its CMFB circuit, feeding back at the Lowest NMOS pair biasing voltage,
the problem arising now is when I try to bias the NMOS pair above it using a current mirror to generate a reference bias. any Ideas on how to make such a bias?

Thanks in advance
 

Show your schematic, please!

If I understand your description correctly, instead of the lowest NMOS pair use a single NMOS which feeds both legs.

Or you could connect the CMFB generated bias to the PMOS load transistors. Correct DC level, of course.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top