Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] PSRR of Error Amplifier

Status
Not open for further replies.
E

Engineer4ever

Member level 3
Joined
Feb 2, 2013
Messages
67
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,748
Hi,

I am designing an error amplifier as a part of LDO circuit and I needed to get its PSRR. I placed an AC source as a power supply with a swing=1v and freq=1KHz. When I put DC voltage=3.5v in the AC source, the PSRR graph was completely wrong, it was improving as freq. increases!!!! When I put DC voltage=zero, the graph was right, PSRR value was getting worse as freq. increases.

The question is, is it right to put DC voltage=zero? because I didn't know that and I was just trying different ways to fix the problem and I thought that the DC value of power supply should be kept during this analysis.

Thanks,
 

is it right to put DC voltage=zero?
Click to expand...
NO
It must be in the normal operating DC range. Ripple is assumed to be low impedance source like the DC source, which was not mentioned and may be your issue.

The recommended approach uses both sources in parallel with impedance isolation. Note the AC or RF source must be zero ohms or buffered somehow to prevent loading by any connection. A Spectrum Analyzer or Network Analyzer is required.

Below is an alternative method showing both AC & DC combined into a suitable low Zout buffer.
pssr.jpg
 

You should show your test circuit, which is probably somehow wrong. PSRR of an amplifier is defined as the input referred suppression of power supply variation, your test circuit must implement frequency independent gain to visualize the PSRR directly.

PSRR of the complete LDO, including bypass capacitors, isn't necessarily monotonously decreasing versus frequency.
 

This is the EA circuit. I put an AC source in series with the DC source to represent the ripples of the power supply.

EA.PNG
 

I figured out what was wrong. It finally worked.

Thanks for your help.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top