Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Multiplexer using D flip flops

Status
Not open for further replies.
S

shikharmakkar

Junior Member level 1
Joined
Apr 11, 2013
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,427
I want to design a multiplexer using d flip flops and some combinational logic. I tried making the circuit but the output depends on the clock, that is how should I remove the previous state dependency when the clock goes low? Should I first convert it into a d latch and then proceed?
 

Hi,

Multiplexers usually are non clocked.
D-FlipFlops are clocked.

Why do you want to design a multiplexer with D-FlipFlops?

**********

There are many multiplexers, we don´t know wich one you want to design.
So please give more information, schematic and tell waht you expect, and what is not like you expected.

Klaus
 

I want to design a 2:1 mux using d flip flops
 

Just a guess, but suppose the OP is referring to some kind of TDM
 

You can't remove, just accept it.

DFFs are often used for continuously clocked high speed multiplexers to regenerate the signal timing.
 

FvM said:
You can't remove, just accept it.

DFFs are often used for continuously clocked high speed multiplexers to regenerate the signal timing.
Click to expand...
ok, then can you design it? what i did was i made the output logic of a mux as the output and put a clk and in clear signal, i put the complement of the clock so that when it goes low, the previous state is removed but it is still edge triggered
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top