Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question regarding SRAM compilers

Status
Not open for further replies.
S

santhosh.vlsi

Newbie level 5
Joined
Dec 29, 2010
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,332
Hello all,

Please provide me the details about memory compiler(generator).As per my knowledge compiler generates the cut according to user specifications.What parameters we have to consider in cut generation, like how to consider MUX,WORD,BIT parameters.apart from these three parameters any thing else to consider and how my top level memory look like after generation of layout.

1. Which specific tool used in cadence as memory compiler.
2. Insight on Memory leaf cell
3. what is the role of memory layout/design engineer in the VLSI industry.

Thank you
 

Other parameters to consider include, bit/byte write capability, BIST muxes, retention modes, dual or single port.

1. There isn't a Cadence memory compiler. Memory compilers typically come from foundries or IP providers. They generate views that can be used in tools from Cadence.
2. Memory leaf cell? Do you mean the bit cell? Search for 6T SRAM cell.
3. To design memories?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top