Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Design of error amplifier TYPE 3 using VCVS Cadence

Status
Not open for further replies.
A

AMSA84

Advanced Member level 2
Joined
Aug 24, 2010
Messages
577
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
Iberian Peninsula
Activity points
6,178
Hi guys,

I am trying to do a PSS + PAC analysis using a VCVS.

The schematic is this one:

**broken link removed**

I am using these configurations:

**broken link removed**

I don't know if I am doing this wrong or right. I can't get the supposed AC response.

Can someone tell me what I am doing wrong?

Regards.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top