Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

False and Multicycle paths stuck-at ATPG

Status
Not open for further replies.
P

priyutiru

Newbie level 5
Joined
Dec 15, 2013
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,338
Hi,

During stuck-at testing, what will happen to false and multicycle paths from the functional logic. Will stuck-at testing take them as faults? How does ATPG tool handle false and multicycle paths?
 

Often, the false and multi-cycle paths from functional mode aren't relevant in scan mode, as scan will be run at a different (lower) frequency, without those constraints.
 

False paths are not covered in ATPG as those paths are not accesses.
Multi-cycle paths are covered by some ATPG techniques called sequential ATPG engine.
STA team also need to take care false path and multi-cycle path during testing timing closure.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top