Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to calculate the interconnect R & C values using LEF& Captable files ?

Status
Not open for further replies.
L

limitless_21

Member level 2
Joined
May 17, 2012
Messages
52
Helped
1
Reputation
2
Reaction score
2
Trophy points
1,288
Activity points
1,668
HI All,

Here is a basic question based on synthesis. This is in regards with the cadence tool RC being used up for synthesis.

Earlier we were using WLMs (WireLoad Models) - by this we can calculate the interconnect resistance, capacitance and the area with the values given in the corresponding tables.

Currently now as for the new flow of Cadence i.e PLE flow, we are sourcing up the LEF and the Cap-table files. - With these files being sourced up , how can we calculate the interconnect resistance, capacitance and area of the net ?
And how different it is from wire load model - i mean performance wise how is the new PLE flow different from Wireload model flow.

Thanks
Tanvi
 

Re: how to calculate the interconnect R & C values using LEF& Captable files ?

The PLE flow is more accurate than wireload based timing. This means you should get better QoR and having faster timing closure.
 
Re: how to calculate the interconnect R & C values using LEF& Captable files ?

Yes thats true jbeniston, that PLE flow is more accurate, but how is the calculation being done for calculating the Resistance, Capacitance and area of interconnects ????
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top