Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can do almost anything you can conceive, in veriloga
and Spectre will digest it just fine; you have to create the
veriloga view alongside the symbol and make sure that it
is picked up by your switch / stop view list order (or by
using Hierarchy Editor and config-view based simulation).
You can do almost anything you can conceive, in veriloga
and Spectre will digest it just fine; you have to create the
veriloga view alongside the symbol and make sure that it
is picked up by your switch / stop view list order (or by
using Hierarchy Editor and config-view based simulation).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
