Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Flop to Integrated clock gater timing issues

Status
Not open for further replies.
S

srp8514

Newbie level 4
Joined
Jul 23, 2014
Messages
7
Helped
4
Reputation
8
Reaction score
4
Trophy points
3
Activity points
50
Hello,

If you have a flop that drivers another flop and a integrated clock gater (ICG) then which path will be critical ?
The Flop to ICG or Flop to flop ?

This was an interview question.

Thanks
srp8514
 

Critical path is the timing path with maximum delay that limits the maximum frequency of the design.
considering the delay between the Flop->ICG and Flop-> Flop is same, the critical path would be Flop->Flop because ICG is latch based design, where time borrowing is possible.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top