Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

I/P reference clk and feedback clk offset in PLL

Status
Not open for further replies.

SRIDHARAN619

Newbie level 3
Joined
Mar 8, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,297
HI all ,

i have designed PLL. After locking input reference clk and feedback clk offset is in 2nm. how can i minimized this offset into some ps range. ref freq is 10MHz and o/p freq is 40MHz. and how can i identify problem behid this issue?
 

Offset is 2nS? This offset is found in simulation or measurement?
 
Yes, Offset is 2nS This offset is found in simulation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top