Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why set hold uncertainy value in Signoff timing run

Status
Not open for further replies.
O

owen_li

Full Member level 3
Joined
Jul 22, 2007
Messages
150
Helped
17
Reputation
34
Reaction score
15
Trophy points
1,298
Activity points
2,301
Hi .

When I run the find timing signoff, I found there are hold uncertainty set in SDC.
As we know, jitter will not affect hold check.
So why add such hold uncertainty ? what does it account for ?
Thanks !
 

Hold uncertainty is added in STA to account for modelling inaccuracies, STA signoff tool vs modelling tool miscorrelations, STA Signoff tool interpolations, Uncovered corner cases etc.

Hold uncertainty is always less than Setup uncertainty.

Hope it is clear.

Regards,
Vamsi
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top