Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] encryption of system verilog code in VCS sumulator

Status
Not open for further replies.

vijay1253

Newbie level 1
Joined
Jun 24, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
encryption of system verilog code in VCS simulator

hi, I am trying to encrypt my SV code in VCS simulator, by using +protect command in which codes enclosed in `protect and `endprotect macros are protected and change encrypted file extension to .svp from sv.
but in my code unencrypted .sv files are also converting into .svp which I dont want.

I want only those file with extension .svp, which are encrypted using 'protect and 'endprotect macro.

what can i do for this??
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top