Alles Gute
Full Member level 2
vhdl combinational logic
In a VHDL code , we MUST separate the sequential and combinational logic, otherwise the code will obsolutely be unsynthesizable.
Is this correct?
In a VHDL code , we MUST separate the sequential and combinational logic, otherwise the code will obsolutely be unsynthesizable.
Is this correct?