Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

well antena errors in analog layout

Status
Not open for further replies.
H

holla1112

Newbie level 5
Joined
Jun 3, 2014
Messages
9
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
66
I am not Understaing wht s well Antena error .. can any one plz explain..
antena error will occor oly btw two area one is gate and other s connected matirial to dat.. (met1 met2 etc)
how well s connected to gate and dat may reson to distroy gate..??
 

Well, antenna errors are not allowed in analog layout ;-)

Antenna errors create problems only during fabrication of the wafer (at plasma etch and CMP process steps). In this phase, well and substrate are equivalent regarding charge drain-off.
 

y well antena is nt in analog layout..??
well and substrate are equivalent regarding charge drain off .... wht u mean by dis..??\

can u more abt dis..??
 

holla1112 said:
well and substrate are equivalent regarding charge drain off .... wht u mean by dis..??\
Click to expand...

During wafer fabrication there's no (external) voltage between well & substrate - they're just differently doped regions in the same silicon substrate, representing a floating diode. It doesn't matter where charges from antennas are drained-off to.
 
erikl said:
During wafer fabrication there's no (external) voltage between well & substrate - they're just differently doped regions in the same silicon substrate, representing a floating diode. It doesn't matter where charges from antennas are drained-off to.
Click to expand...

SO then there is no well antena error, not only in anlog layout in every fabrication(because every time the wafer and well creation will be same for every IC). If there is a well antena error, then where we can see that..??. If there is no such concept like well antena error why we discuess about that..??
 

holla1112 said:
... If there is a well antena error, then where we can see that..??
Click to expand...
I've never seen a well antenna error mentioned - apart from you.

holla1112 said:
If there is no such concept like well antena error why we discuess about that..??
Click to expand...
Because you started the thread on it. Actually we didn't discuss it; I just tried to convince you that it doesn't make sense, IMHO.

The only thing which makes sense in this context is a well antenna diode, which e.g. is a p+n diode in the n-well to drain-off antenna charges from the gate of an adjacent PMOS.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top