Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ADC sampling frequency

Status
Not open for further replies.
K

kurtulmehtap

Member level 3
Joined
Dec 2, 2009
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,682
Hi All,
We have a QPSK modulated signal 700 Mhz IF, 80Mhz BW to demodulate.The bit rate is 100 Mbit, roll-off is 0.65.
Now we have to select an RF-ADC,FPGA board to demodulate it.
The RF part can be handled by an I&Q demodulator circuit.
Our question is; what should be the minimum sampling rate of the ADC's?
What should be their minimum clock frequency?

Thank you.
 

you wish to demodulate this signal by using ADC or u have demodulated and then wish to use an ADC? If you have already demodulated the signal, you can then take the sampling rate of ADC as any value above the nyquist rate or twice the maximum frequency present..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top