Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

pls help me.. capture netlist error while convert into pcb.

Status
Not open for further replies.

kathirudaya

Newbie level 1
Joined
May 8, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
18
hi sir,
i am using orcad 16.5. while i convert into pcb the following errors occured and it will not creat pcb. how to correct these errors. pls help me..

#1 ERROR(SPMHNI-191): Device/Symbol check error detected.

ERROR(SPMHNI-195): Symbol 'CAPELECTRO' for device 'C_3_CAPELECTRO_1N' is missing pin '1'.

ERROR(SPMHNI-195): Symbol 'CAPELECTRO' for device 'C_3_CAPELECTRO_1N' is missing pin '2'.

#2 ERROR(SPMHNI-191): Device/Symbol check error detected.

ERROR(SPMHNI-195): Symbol 'LED5MM' for device 'LED_6_LED5MM_LED' is missing pin '2'.

ERROR(SPMHNI-195): Symbol 'LED5MM' for device 'LED_6_LED5MM_LED' is missing pin '1'.

------ Library Paths ------
MODULEPATH = .
C:/Cadence/SPB_16.5/share/local/pcb/modules

PSMPATH = .
symbols
..
../symbols
C:/Cadence/SPB_16.5/share/local/pcb/symbols
C:/Cadence/SPB_16.5/share/pcb/pcb_lib/symbols
C:/Cadence/SPB_16.5/share/pcb/allegrolib/symbols

PADPATH = .
symbols
..
../symbols
C:/Cadence/SPB_16.5/share/local/pcb/padstacks
C:/Cadence/SPB_16.5/share/pcb/pcb_lib/symbols
C:/Cadence/SPB_16.5/share/pcb/allegrolib/symbols


------ Summary Statistics ------


#3 Run stopped because errors were detected

netrev run on May 8 11:19:41 2014
DESIGN NAME : '555TIMER 10MS'
PACKAGING ON Apr 21 2011 10:02:30

COMPILE 'logic'
CHECK_PIN_NAMES OFF
CROSS_REFERENCE OFF
FEEDBACK OFF
INCREMENTAL OFF
INTERFACE_TYPE PHYSICAL
MAX_ERRORS 500
MERGE_MINIMUM 5
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
NET_NAME_LENGTH 24
OVERSIGHTS ON
REPLACE_CHECK OFF
SINGLE_NODE_NETS ON
SPLIT_MINIMUM 0
SUPPRESS 20
WARNINGS ON

3 errors detected
No oversight detected
 

You should check your symbols because, obviously they have no pin numbers.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top