Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FPGA receice LVDS signal

Status
Not open for further replies.

timedate

Member level 5
Joined
Jun 20, 2010
Messages
81
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
germany
Activity points
1,952
Hi, all

I am using Altera Cyclone lV to receive the "LVDS" data from a clock and data recovery (ADN2813)

Below is my schematic,.



what I did in the PFGA is, let the pin work as "LVDS" or "LVDS bus", like below:




I can successfully receive the data. see "y7" and "rx", they are exactly the same(except the delay).



However, in the logic analyser, I found that, the signal would be suddenly comes to zero for a very short time. like blew.




Does anybody have idea, where this suddenly ZERO comes from? am I configure the FPGA as LVDS receiver correctly?

Besides, the LVDS signal is totally fine in the oscilloscope.

Thanks in advance.
 

main_new:inst|rx is directly off the lvds input buffer?

Maybe you should post the code for the lvds interface.
 

Hi, ads-ee

Thanks, I just solve the problem. Before, I forget to connect the gnd of the FPGA to LVDS gnd....
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top