Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

range of varactor capacitance

Status
Not open for further replies.

Taherinia

Newbie level 4
Joined
Apr 16, 2014
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
36
Hi
i used NMOS transistor as varactor. drain and source is connected to each other and voltage on varactor is changed between 2 various values but i don't exactly know what is changed range of varactor capacitance?is it in
 

Without knowing your process details, I think you can calculate with about a 1:4 range in accumulation, s. the following examples:
NMOScaps.png
 

Thanks for your help
How can plot c-v curve for varactor in ADS or cadence?
 

You can plot it from calculater op function..

you can take the variable cgg and plot in parametric analysis..
 

can you explain about variable cgg more?i don't know exactly what's that?
 

cgg is the total gate capacitance, including intrinsic and all overlap and fringing components.
 

can you explain about variable cgg more?i don't know exactly what's that?

hi,

As erikl said.. Cgg is the total gate capacitance.. which represents the Varactor capacitance value mostly..

it can be obtained using output parameter function of that varactor from calculator..
 

MOS varactor can swing between Cox(W,L) and
(Cgso+Cgdo+Cgbo) if you can push the silicon depletion
that far without gate ox rupture (or on thin enough SOI).

It will not act entirely the same as a PIN varactor as you
have a compound capacitor (oxide cap in series with
junction cap).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top