Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

async-FIFO controller design question

Status
Not open for further replies.

layowblue

Advanced Member level 4
Joined
Mar 21, 2014
Messages
115
Helped
19
Reputation
38
Reaction score
18
Trophy points
18
Activity points
791
As we know gray coding is usually employed in async FIFO controller to generate read/write pointers, my question is: is there a possible way to improve the read speed safely so that it can exceed the gray coding mechanism?

In some design, latency is of high concern, and we have to think of every possible way to reduce latency(in term of clock cycles). Therefore, I'm thinking of whether it is possible to validate the read pointer earlier than what it is normally justified.

Any ideas?

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top