Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

delay units in pipelined ADC

Status
Not open for further replies.
J

juba

Newbie level 3
Joined
Nov 16, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Alexandria, Egypt, Egypt
Activity points
18
I'm making a pipeline ADC and I need to have a delay unit that delays the signal (in my case for 20ns).
I have a clock that its pulse width is 20ns (pulse width not pulse period)
how can I get my delay?
 

If the ADC is clocked with the positive edge of this clock pulse, clock (latch) the signal to be delayed with the negative going clock pulse edge - or the other way round. If necessary, invert the clock pulse to catch the correctly delayed clock edge.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top