Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Applications of MasterSlave Flip Flop

Status
Not open for further replies.
L

Lord Loh.

Full Member level 4
Joined
Jun 19, 2004
Messages
196
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Location
Texas
Activity points
1,951
In all the book that I have read, I could not find any practical application for master slave flip-flops... Can any one put me on track....

One book said something about it being a primitive substitute for edge triggered clocked FF....

Please help....
 

The MASTER SLAVE FLIP FLIP is a everyday flipflip with ede triggering capabilities .
Wherever you see edge triggered flip flops .Well the architecture is master slave .
So the applications are all over .Nobody talks about master slave .Which means two flip flops coupled but is refered to edge trigger devices .They are present in MCUs all the time
 

The master slave flip flop is used as a solution to the race around problem in flip flops. so its appliacations are the same as that of the aplications of flip flops.
In the JK latch, the output is feedback to the input, and therefore change in the
output results change in the input. Due to this in the positive half of the clock pulse
if J and K are both high then output toggles continuously. This condition is known
as race around condition.
check the site 2 know how race around is avoided in master slave flip flop
www.shef.ac.uk/physics/teaching/phy107/msff.html
 

But are practical edge trigged circuits done by master-slave arrangements ? Or are RC networks used ? Or is it the two input AND gates with onw inverted input...depending on the propagation delay to create the triggering pulse ?

The book said that Master slave flip-flops are obsolete... The edge triggered FFs I see do not give the output on the ngetive edge of the clock when I load the data on teh positive edge....

Toggle can also be done by JK FFs and need not require a masterslave arrangement...

Have I got the wrong message ?
 

with this topology, you can make device edge trigged.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top