Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You cannot... you can just estimate. Your target insertion delay should be such that your skew is not very high and for that you will have to do some dummy runs.
However, thumb rule says skew should be as low as possible. So for a design with 20MHz (50ns clock period) 0.5ns skew means 1% which might be acceptable depending on how prone your design is to timing violations. but the same 0.5ns for 200MHz would mean 10% violation and that in any design is not acceptable.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
