Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

does the following two codes in VHDL mean same. What is difference in implementaion

Status
Not open for further replies.
F

FixitFast

Junior Member level 2
Joined
Feb 6, 2013
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,462
Hello every one.

The two codes are below


Code: 
if(valid_shift_HIGH = '1') then
if(buff_2Sn_empty = '0' and buff_2Sn_1_empty = '0') then
 rden_buff2 <= '1'; 
 else						
 rden_buff2 <= '0';	
 end if;
 else
  rden_buff2 <= '0';
  end if;

the other is

Code: 
rden_buff2 <= valid_shift_HIGH and (not buff_2Sn_empty and not buff_2Sn_1_empty);


I suppose the final implementaion + logical operation for both should be exactly same ?

Any idea?
 

hi

well the logical operation for both would be same. However implementation at hardware level will be slightly different, but it does not matter much (in my opinion) since at the end of the day the results are what you want
 

Why not compile them both and see the differences for yourself in the RTL and implementation diagrams?
 

Why not compile them both and see the differences for yourself in the RTL and implementation diagrams?
Click to expand...
Good suggestion. Nevertheless can it be derived from language specification that both hardware implementations are exactly identical.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top