Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PA support APT(Average power tracking) & ET (Envelope tracking)

Status
Not open for further replies.

Mini_Turbo

Newbie level 3
Joined
Jan 12, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,305
I saw some PA's datasheets saying support APT or ET, is there any differencc between them from the design perspective? Thanks!
 

I believe the difference is that ET implements high level modulation by modulating the bias voltage to match the shape of the complex envelope. APT, on the other hand, low level modulation is used, and the variable bias voltage has a bandwidth much lower than the complex envelope. So APT is more like adjusting the small signal parameters of the amplifier (gain and dynamic range) while ET directly modulates the output signal.
 

mtwieg, Yes, you are right.

The major difference is the modulator bandwidth, however, for PA designer, what should we take into account? Does the PA designed for APT can also support ET application?
 

Even APT provides less efficiency improvement than ET, it has more supporters due to issues that ET have during its implementation.
Especially it is a problem with the wide band noise generated by the ET DC-DC modulator when use LTE Intra-Band Carrier Aggregation, or using FDD with low TX/RX separation (Band 17, Band 13, Band 12, etc).
 

The major difference is the modulator bandwidth, however, for PA designer, what should we take into account? Does the PA designed for APT can also support ET application?
ET is necessary for highly nonlinear amplifier classes (C, D, E, F, etc), which should show a more linear response to drain voltage modulation. Linear topologies (A, AB) are compatible with both APT and ET. I suppose nowadays it's becoming desirable to design the PA to operate in class C or E for high power output conditions, but then back off into a linear mode at lower output power, in order to get the best dynamic range.

My approach would be to focus on obtaining good PA performance at the highest average output power. The real challenge comes when you have to characterize the PA as it backs off into APT mode, and using that info to get an overall linear response. Without knowing the specific application and device technology it's hard to say much else.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top